

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/733,673 12/08/2000 Yoshitami Sakaguchi JP919990237US1(13998) 2711 7590 02/12/2004 . **EXAMINER** Richard L. Catania, Scully, Scott, Murphy & SHAPIRO, LEONID Presser 400 Garden City Plaza ART UNIT PAPER NUMBER Garden City, NY 11530

2673 DATE MAILED: 02/12/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

•		Appli	cation No.	Applicant(s)
	Office Action Comme	09/73	3,673	SAKAGUCHI ET AL.
	Office Action Summary	Exam	iner	Art Unit
	TI 88411 (1/2 2 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		d Shapiro	2673
Period f	The MAILING DATE of this commu or Reply	inication appears or	the cover sheet with t	the correspondence address
THE - Exte after - If the - If NO - Failt - Any	IORTENED STATUTORY PERIOD MAILING DATE OF THIS COMMUI insions of time may be available under the provision SIX (6) MONTHS from the mailing date of this core period for reply specified above is less than thirty Diperiod for reply is specified above, the maximum ure to reply within the set or extended period for repreply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	NICATION.  ns of 37 CFR 1.136(a). In r  nmunication.  (30) days, a reply within the  statutory period will apply a  bly will, by statule, cause the  s after the mailing date of th	to event, however, may a reply e statutory minimum of thirty (30 nd will expire SIX (6) MONTHS e application to become ABANI	be timely filed  O) days will be considered timely.  From the mailing date of this communication.
1)[🛛	esponsive to communication(s) filed on 09 January 2001.			
2a) <u></u> ☐	This action is <b>FINAL</b> .	2b)⊠ This action i	s non-final.	
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.			
Disposit	ion of Claims			
4)⊠	Claim(s) <u>1-16</u> is/are pending in the application.			
	4a) Of the above claim(s) is/are withdrawn from consideration.			
5)	Claim(s) is/are allowed.			
	☑ Claim(s) <u>1-10,12 and 14</u> is/are rejected. ☑ Claim(s) <u>11,13,15 and 16</u> is/are objected to.			
7)⊠				
8)□	Claim(s) are subject to rest	riction and/or election	on requirement.	
Applicat	ion Papers			
	The specification is objected to by t			
10)	The drawing(s) filed on is/ar	e: a)□ accepted o	r b)□ objected to by	the Examiner.
	Applicant may not request that any obj	jection to the drawing	(s) be held in abeyance.	See 37 CFR 1.85(a).
	Replacement drawing sheet(s) including			` ,
11)[	The oath or declaration is objected	to by the Examiner	. Note the attached O	ffice Action or form PTO-152.
Priority	under 35 U.S.C. §§ 119 and 120			
a)	Acknowledgment is made of a clai  All b) Some * c) None of:  1. Certified copies of the priorit  2. Certified copies of the priorit  3. Copies of the certified copies  application from the Internat	y documents have y documents have s of the priority doc ional Bureau (PCT	been received. been received in Appl uments have been rec Rule 17.2(a)).	ication No ceived in this National Stage
13)⊡ / s 3	See the attached detailed Office act Acknowledgment is made of a claim ince a specific reference was included TOFR 1.78.  The translation of the foreign later.	for domestic priorit led in the first sente	y under 35 U.S.C. § 1 nce of the specification	19(e) (to a provisional application on or in an Application Data Sheet
14) 🗌 🗸	Acknowledgment is made of a claim eference was included in the first se	for domestic priorit	y under 35 U.S.C. §§	120 and/or 121 since a specific
Attachmen	it(s)			
1) 🔀 Notic 2) 🔲 Notic	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review mation Disclosure Statement(s) (PTO-1449)		4) Interview Sumr 5) Notice of Inforr 6) Other:	mary (PTO-413) Paper No(s) mal Patent Application (PTO-152)
,				

Art Unit: 2673

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1, 4, 6-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sasaki et al. (US Patent No. 6,211,849 B1) in view of Arsenault et al. (US Patent No. 6,658,661 B1).

As to claim 1, Sasaki et al. teaches a liquid crystal display device with: a crystal cell forms an image display area on substrate (See Fig.2, item 22, in description See from Col. 2, Line 50 to Col.4, Line 3); a driver for applying a voltage to liquid crystal cell based on an input video signal, wherein driver includes a plurality of driver ICs that mounted on substrate (See Figs. 2-3, items 1-3,10,23 in description See Col. 4, Lines) and a plurality of signal lines, each of the signal lines passing through each of the driver ICs in series, wherein driver ICs are cascade-connected in series using signal lines (See Fig. 3, items 1-3,10, in description See Col. 4, Lines 34-43).

Sasaki et al. does not show the driver receives a digital packet signal including input video signal and each driver IC includes a controller for generating a mask signal to mask video data output from the driver IC.

Arsenault et al. teaches to generate a digital packet information including input video signal (See Fig. 2, items 58, 60, 72, 84, in description See Col. 6, Lines 1-10) an

Art Unit: 2673

how to filter incoming data by bit mask (See Fig. 5, item 140, in description See Col. 7, Lines 23-34 and Col. 2, Lines 39-40).

It would have been obvious to the one ordinary skill in the art in the time of invention to implement Sasaki et al. controller using Arsenault et al. approach to generate a digital packet signal including input video signal and each driver IC includes a controller for generating a mask signal to mask video data output from the driver IC since digital packets and masking has been well known and inexpensive.

As to claim 4, Sasaki et al. teaches a liquid crystal display device with: a crystal cell forms an image display area on substrate (See Fig.2, item 22, in description See from Col. 2, Line 50 to Col.4, Line 3); a driver for distributing an input video signal to a plurality of driver ICs chain-connected in series using a plurality of signal lines (See Figs. 2-3, items 1-3,10,23 in description See Col. 4, Lines), each of the signal lines passing through each of the driver ICs in series, and for applying a voltage to LCD cell by employing driver ICs, wherein driver distributes video signal to plurality of driver ICs (See Fig. 3, items 1-3,10, in description See Col. 4, Lines 34-43).

Sasaki et al. does not show the driver receives a digital packet signal including input video signal and each driver IC includes a controller for generating a mask signal to mask video data output from the driver IC.

Arsenault et al. teaches to generate a digital packet information including input video signal (See Fig. 2, items 58, 60, 72, 84, in description See Col. 6, Lines 1-10) an how to filter incoming data by bit mask (See Fig. 5, item 140, in description See Col. 7, Lines 23-34 and Col. 2, Lines 39-40).

Art Unit: 2673

It would have been obvious to the one ordinary skill in the art in the time of invention to implement Sasaki et al. controller using Arsenault et al. approach to generate a digital packet signal including input video signal and each driver IC includes a controller for generating a mask signal to mask video data output from the driver IC since digital packets and masking has been well known and inexpensive.

As to claim 6, Sasaki et al. teaches a liquid crystal display device comprising: a liquid crystal cell forms an image display area on substrate (See Fig.2, item 22, in description See from Col. 2, Line 50 to Col.4, Line 3); a driver for distributing an input video signal to a plurality of driver ICs that are cascate-connected (See Figs. 2-3, items 1-3,10,23 in description See Col. 4, Lines 27-45), and for applying a voltage to LC cell by employing driver ICs (see Fig. 3, items 1-3,10, in description See Col. 4, Lines 34-43). Col. 3, Lines 1-10), wherein plurality of driver ICs of driver are cascade connected in series by a video transmission line provided on substrate, video transmission line passing through each of driver IC's in series and controlled by serial control that are transmitted along video transmission line (See Figs, 3-4, items 1-2, 10, DATA, CNT, in Description See Col. 4, Line 28-67).

Sasaki et al. does not show the driver controlled by serial data line and receives a digital packet signal including input video signal and each driver IC includes a controller for generating a mask signal to mask video data output from the driver IC.

Arsenault et al. teaches to generate a digital packet information including input video signal (See Fig. 2, items 58, 60, 72, 84, in description See Col. 6, Lines 1-10) an how to filter incoming data by bit mask (See Fig. 5, item 140, in description See Col. 7, Lines 23-34 and Col. 2, Lines 39-40).

Art Unit: 2673

It would have been obvious to the one ordinary skill in the art in the time of invention to implement Sasaki et al. controller using Arsenault et al. approach to the driver controlled by serial data line and generate a digital packet signal including input video signal and each driver IC includes a controller for generating a mask signal to mask video data output from the driver IC since digital packets and masking has been well known and inexpensive.

As to claim 7, Sasaki et al. does not teach about a second signal line for which the polarity of first signal line has been inverted. As notoriously well known in the art a line with polarity of first signal line has been inverted could be easily implemented.

It would have been obvious to the one ordinary skill in the art in the time of invention to add a second signal line for which the polarity of first signal line has been inverted to Sasaki et al., and Arsenault et al. apparatus in order to reduce size and increase reliability of the LCD display device.

2. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sasaki et al. and Arsenault et al. as aforementioned in claim 1 in view of Zavracky et al. (US Patent No. 5,751,261).

Sasaki et al. and Arsenault et al. do not teach about a power feed line via metal layer of each driver IC.

Zavracky et al. shows how to implement an aluminum interconnect (See Fig. 8, items 100, 1047, 1400, in description See Col. 15, Lines 47-51). An aluminum interconnect is a metal layer could be used for a power feed line.

Art Unit: 2673

It would have been obvious to the one ordinary skill in the art in the time of invention to implement a power feed line as an aluminum interconnect (or via metal layer) as shown by Zavracky in Sasaki et al. and Arsenault et al. apparatus in order to reduce size of the LCD display device.

3. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sasaki et al. and Arsenault et al. as aforementioned in claim 4 in view of Shimizu (US Patent No. 5,801,674).

As to claim 5, Sasaki et al. and Arsenault et al. do not teach downstream driver applies a voltage to LC cell in accordance with input video signal after receiving masking signal from upstream driver IC.

Shimizu teaches about downstream driver applies a voltage to LC cell in accordance with input video signal after receiving masking signal from upstream driver IC (See Fig. 1, items 3-6, ENABLE1-ENABLE6, in description See Col. 3, Lines 67-68 and Col. 4, Lines 1-18).

It would have been obvious to the one ordinary skill in the art in the time of invention to use approach as shown by Shimizu in the Sasaki et al. and Arsenault et al. apparatus to apply in downstream driver a voltage to LC cell in accordance with input video signal after receiving masking signal from upstream driver IC in order to suppress a disturbance of image on the panel (See Col. 3, Lines 20-21 in Taguchi et al. reference).

Art Unit: 2673

4. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sasaki et al. and Arsenault et al. as aforementioned in claim 1 in view of Babcock et al. (US Patent No. 5,623,519).

Sasaki et al. and Arsenault et al. do not teach about receiving video signal consisting of serial data, and wherein video signal is synchronized based on a synchronization pattern included in the serial data.

Babcock et al. shows how to synchronize serial stream based on a synchronization pattern included in the serial data (See Fig. 1, items 410, 430, in description See Col.1, Lines 48-67 and Col.7, Lines 42-54).

It would have been obvious to the one ordinary skill in the art in the time of invention to implement Babcock et al. approach in Sasaki et al. and Arsenault et al. apparatus in order to reduce size and increase reliability of the LCD display device.

5. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sasaki et al. and Arsenault et al. as aforementioned in claim 6 in view of Shin et al. (US Patent No. 5,974,464).

Sasaki et al. and Arsenault et al. do not show driver with a clock line and power makes a cascade-connection to plurality of driver ICs.

Shin et al. shows a clock line and power makes a cascade-connection to plurality ICs (See Fig. 1, in description See Col. 4, Lines 55-67).

It would have been obvious to the one ordinary skill in the art in the time of invention to implement cascade connections as shown by Shin et al. in Sasaki et al. and

Art Unit: 2673

Arsenault et al. apparatus in order to reduce size and increase reliability of the LCD display device.

6. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sasaki et al. and Arsenault et al. as aforementioned in claim 6 in view of Komarek et al. (US Patent No. 5,825,777).

Sasaki et al. and Arsenault et al. do not show a dummy circuit for substantially matching a video phase and a clock phase.

Komarek et al. teaches a dummy circuit matching operational characteristics modulating circuits (See Col. 10, Lines 7-18).

It would have been obvious to the one ordinary skill in the art in the time of invention to implement dummy circuit as shown by Komarek et al. in Sasaki et al. and Arsenault et al. apparatus in order to reduce size and increase reliability of the LCD display device.

7. Claims 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Arsenault et al. in view of Sasaki et al.

As to claim 10, Arsenault et al. teaches receiver for receiving a video signal from a host (See Fig. 2, item 36, in description See Col.5, Lines 42-67); a sequencer for, upon the receipt of a control signal from host, generating header information for packet data, adding header information generated by sequencer to form a digital packet (See Fig. 2, item 60, in description See Col.6, Lines 1-6), to generate a digital packet information including input video signal (See Fig. 2, items 58, 60, 72, 84, in description See Col. 6,

Art Unit: 2673

Lines 1-10) an how to filter incoming data by bit mask (See Fig. 5, item 140, in description See Col. 7, Lines 23-34 and Col. 2, Lines 39-40).

Arsenault et al. does not teach LCD driver comprising a plurality of driver ICs and video transmission line passing through each of the driver ICs in series, wherein driver ICs are cascade connected in series and output means for converting video signal received from receiver into a serial video signal.

Sasaki et al. teaches and a plurality of signal lines, each of the signal lines passing through each of the driver ICs in series, wherein driver ICs are cascade-connected in series using signal lines (See Fig. 3, items 1-3,10, in description See Col. 4, Lines 34-43).

It would have been obvious to the one ordinary skill in the art in the time of invention to implement Sasaki et al. approach in Arsenault et al. apparatus and to output means for converting video signal received from receiver into a serial video signal in order to provide a liquid crystal display device capable of achieving a larger screen size or higher resolution, without unnecessarily increasing dimensions (See Col. 2, Lines 26-30 in the Sasaki et al. reference).

8. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sasaki et al. in view of Arsenault et al. and Kubota et al. (US Patent No. 6,335,778 B1).

Sasaki et al. teaches a video signal transmission method, for transmitting a video signal to an LCD driver which has a plurality of driver ICs and a video transmission line (See Figs. 2-3, items 1-3,10,23 in description See Col. 4, Lines 27-45), driver ICs in series via a serial interface wherein the video transmission line passes through each of the

Art Unit: 2673

driver ICs in series, and the driver ICs are cascade connected in series by video transmission line (See Figs, 3-4, items 1-2, 10, DATA, CNT, in Description See Col. 4, Line 28-67).

Sasaki et al. does not show transmitting a digital packet signal including video signal and each driver IC selectively generating a mask signal to mask video data output from the driver IC.

Arsenault et al. teaches to generate a digital packet information including input video signal (See Fig. 2, items 58, 60, 72, 84, in description See Col. 6, Lines 1-10) an how to filter incoming data by bit mask (See Fig. 5, item 140, in description See Col. 7, Lines 23-34 and Col. 2, Lines 39-40).

It would have been obvious to the one ordinary skill in the art in the time of invention to implement Sasaki et al. controller using Arsenault et al. approach to the driver controlled by serial data line and generate a digital packet signal including input video signal and each driver IC includes a controller for generating a mask signal to mask video data output from the driver IC since digital packets and masking has been well known and inexpensive.

Sasaki et al. and Arsenault et al. do not teach transmitting a synchronization pattern during horizontal blanking period in order to synchronize video signal for driver ICs.

Kubota et al. teaches synchronization with clock signal during the horizontal blanking period (See Fig. 5, items CKS, TRF, in description Se Col. 9, Lines 39-46).

It would have been obvious to the one ordinary skill in the art in the time of invention to implement Sasaki et al. and Arsenault et al. controller using Kubota et al.

Art Unit: 2673

approach transmitting a synchronization pattern during horizontal blanking period in order to synchronize video signal for driver ICs in order to be less affected by non-uniform properties of elements and that consume much less power (See Col. 4, Lines 51-54 in the Kubota et al. reference).

9. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sasaki et al. in view of Arsenault et al. and Jayavant et al. (US Patent No. 6,204,864 B1).

Sasaki et al. teaches a video signal transmission method, for transmitting a video signal to an LCD driver which has a plurality of driver ICs that are cascade connected (See Figs. 2-3, items 1-3,10,23 in description See Col. 4, Lines 27-45), transmitting a video signal via a serial interface wherein the video transmission line passes through each of the driver ICs in series, applying to an LCD a voltage based on video signal that is received and that is to be processed by each of driver ICs (See Figs, 3-4, items 1-2, 10, DATA, CNT, in Description See Col. 4, Line 28-67).

Sasaki et al. does not show transmitting a digital packet signal including video signal and each driver IC selectively generating a mask signal to mask video data output from the driver IC.

Arsenault et al. teaches to generate a digital packet information including input video signal (See Fig. 2, items 58, 60, 72, 84, in description See Col. 6, Lines 1-10) an how to filter incoming data by bit mask (See Fig. 5, item 140, in description See Col. 7, Lines 23-34 and Col. 2, Lines 39-40).

It would have been obvious to the one ordinary skill in the art in the time of invention to implement Sasaki et al. controller using Arsenault et al. approach to the

Art Unit: 2673

driver controlled by serial data line and generate a digital packet signal including input video signal and each driver IC includes a controller for generating a mask signal to mask video data output from the driver IC since digital packets and masking has been well known and inexpensive.

Sasaki et al. and Arsenault et al. do not teach video signal is constituted by bit blocks having plurality of attributes and wherein driver ICs are controlled by using bit blocks.

Jayavant et al. teaches bit blocks transfer and the font attribute (See Figs. 4-5, items 41,48, in description See Col. 5, Lines 56-58).

It would have been obvious to the one ordinary skill in the art in the time of invention to implement Sasaki et al. and Arsenault et al. controller using Jayavant et al. et al. approach to video signal constituted by bit blocks having plurality of attributes and wherein driver ICs are controlled by using bit blocks in order to maximize memory bandwidth for screen refresh(See Col. 4, Lines 11-13 in the Jayavant et al. reference).

9. Applicant's arguments filed on 12-29-03 with respect to claim 1-16 have been considered but are moot in view of the new ground(s) of rejection.

## Allowable Subject Matter

10. Claims 11, 13, 15-16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2673

11. The following is a statement of reasons for the indication of allowable subject matter:

Relative to claim 11, the major difference between the teaching of the prior art of record (US Patent No. 6,211,849 B1, Sasaki et al. and US Patent No. 6,658,661 B1, Arsenault et al.) and the instant invention is that the said prior art **does not teach** output means provide header information used for synchronization during a horizontal blanking period.

Relative to claim 13, the major difference between the teaching of the prior art of record (US Patent No. 6,211,849 B1, Sasaki et al., US Patent No. 6,335,778 B1, Kubota et al., and US Patent No. 6,658,661 B1, Arsenault et al.) and the instant invention is that the said prior art **does not teach** synchronization pattern is transmitted for at least at two cycles, and wherein, during the period in which video signal is transmitted, driver ICs conform to synchronization pattern.

Relative to claim 15, the major difference between the teaching of the prior art of record (US Patent No. 6,211,849 B1, Sasaki et al., US Patent No. 6,335,778 B1, Kubota et al., and US Patent No. 5,642,136, Jayavant et al.) and the instant invention is that the said prior art **does not teach** one of bit blocks includes a wait command for waiting for driver ICs, and wherein wait command is generated by each of driver ICs that processes video signal and transmitted to a downstream driver that is cascade-connected.

Relative to claim 16, the major difference between the teaching of the prior art of record (US Patent No. 6,211,849 B1, Sasaki et al., US Patent No. 6,335,778 B1, Kubota et al., and US Patent No. 5,642,136, Jayavant et al.) and the instant invention is that the said prior art does not teach video signal is transmitted to LCD driver by using a

Art Unit: 2673

packet, and wherein plurality of driver ICs are controlled by a protocol that employs the header of packet.

## Telephone inquire

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leonid Shapiro whose telephone number is 703-305-5661. The examiner can normally be reached on 8 a.m. to 5 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 703-305-4938. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9314.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-4750.

ls

VIJAY SHANKAR PRIMARY EXAMINER